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The ability to provide uniform shared-memory access to a signicant number of processors
in a single SMP node brings us much closer to the ideal PRAM parallel computer. Many
PRAM algorithms can be adapted to SMPs with few modications. Yet there are few studies
that deal with the implementation and performance issues of running PRAM-style algorithms
on SMPs. Our study in this paper focuses on implementing parallel spanning tree algorithms
on SMPs. Spanning tree is an important problem in the sense that it is the building block
for many other parallel graph algorithms and also because it is representative of a large class
of irregular combinatorial problems that have simple and eÆcient sequential implementations
and fast PRAM algorithms, but these irregular problems often have no known eÆcient parallel
implementations. Experimental studies have been conducted on related problems (minimum
spanning tree and connected components) using parallel computers, but only achieved reason-
able speedup on regular graph topologies that can be implicitly partitioned with good locality
features or on very dense graphs with limited numbers of vertices. In this paper we present
a new randomized algorithm and implementation with superior performance that for the rst
time achieves parallel speedup on arbitrary graphs (both regular and irregular topologies) when
compared with the best sequential implementation for nding a spanning tree. This new al-
gorithm uses several techniques to give an expected running time that scales linearly with the
number p of processors for suitably large inputs (n > p2). As the spanning tree problem is
notoriously hard for any parallel implementation to achieve reasonable speedup, our study may
shed new light on implementing PRAM algorithms for shared-memory parallel computers. The
main results of this paper are
1. A new and practical spanning tree algorithm for symmetric multiprocessors that exhibits
parallel speedups on graphs with regular and irregular topologies; and
2. An experimental study of parallel spanning tree algorithms that reveals the superior
performance of our new approach compared with the previous algorithms.
The source code for these algorithms is freely-available from our web site hpc.ece.unm.
edu.
This work was supported in part by NSF Grants CAREER ACI-00-93039, ITR ACI-00-81404, DEB-99-
10123, ITR EIA-01-21377, Biocomplexity DEB-01-20709, DBI-0420513, ITR EF/BIO 03-31654; and DARPA
Contract NBCH30390004.
1 Introduction
Finding a spanning tree of a graph is an important building block for many graph
algorithms, for example, biconnected components and ear decomposition [33], and can
be used in graph planarity testing [29]. The best sequential algorithm for nding
a spanning tree of a graph G = (V;E) where n = jV j and m = jEj uses depth-
or breadth-rst graph traversal and runs in O(m+ n). The implementation of the
sequential algorithms are very eÆcient (linear time with a very small hidden con-
stant), and the only data structure used is a stack or queue which has good locality
features. However, graph traversal using depth-rst search (DFS) is inherently se-
quential and known not to parallelize eÆciently [38]. Thus, the previous approaches
for parallel spanning tree algorithms use novel techniques other than traversal that
are conducive to parallelism and have polylogarithmic time complexities. In prac-
tice, none of these parallel algorithms has shown signicant parallel speedup over the
best sequential algorithm for sparse, irregular graphs, because the theoretic models
do not realistically capture the cost for communication on current parallel machines
(e.g., [1, 10, 11, 13, 15, 18, 19, 22, 24, 26, 27, 28, 31, 35, 37, 41]), the algorithm is
too complex for implementation (e.g., [11, 18]), or there are large constants hidden in
the asymptotic notation that could not be overcome by a parallel implementation (e.g.,
[12, 14, 17, 23, 30]). In our studies, we consider a graph as sparse whenm = O(n logn).
Symmetric multiprocessor (SMP) architectures, in which several processors operate
in a true, hardware-based, shared-memory environment are becoming commonplace.
Indeed, most of the new high-performance computers are clusters of SMPs having
from 2 to over 100 processors per node. The ability to provide uniform-memory-access
(UMA) shared-memory for a signicant number of processors brings us much closer
to the ideal parallel computer envisioned over 20 years ago by theoreticians, the Par-
allel Random Access Machine (PRAM) (see [25, 39]) and thus may enable us at last
to take advantage of 20 years of research in PRAM algorithms for various irregular
computations (such as spanning tree and other graph algorithms). Moreover, as su-
percomputers increasingly use SMP clusters, SMP computations will play a signicant
role in supercomputing.
While an SMP is a shared-memory architecture, it is by no means the PRAM used
in theoretical work|synchronization cannot be taken for granted, memory bandwidth
is limited, and performance requires a high degree of locality. The signicant feature of
SMPs is that they provide much faster access to their shared-memory than an equiv-
alent message-based architecture. Even the largest SMP to date, the 106-processor
Sun Fire Enterprise 15000 (E15K) [8, 9], has a worst-case memory access time of 450ns
(from any processor to any location within its 576GB memory); in contrast, the latency
for access to the memory of another processor in a distributed-memory architecture is
measured in tens of s. In other words, message-based architectures are two orders of
magnitude slower than the largest SMPs in terms of their worst-case memory access
times.
The Sun E15K uses a combination of data crossbar switches, multiple snooping
buses, and sophisticated cache handling to achieve UMA across the entire memory. Of
course, there remains a large dierence between the access time for an element in the
local processor cache (around 10ns) and that for an element that must be obtained from
memory (at most 450ns)|and that dierence increases as the number of processors
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Model (PRAM) Authors Time Work
priority CRCW Shiloach, Vishkin[41] O(logn) O((m + n) logn)
Awerbuch, Shiloach [1] O(logn) O((m + n) logn)
arbitrary CRCW Cole, Vishkin [13] O(logn) O((m+ n)(m;n))
Iwana, Kambayashi [24] O(logn) O((m+ n)(m;n))
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Chong, Lam [11] O(logn log logn) O((m + n) logn log logn)
Table 1: Deterministic spanning tree algorithms for CRCW, CREW and EREW PRAMs.
 is the inverse Ackermann's function.
increases, so that cache-aware implementations are even more important on large SMPs
than on single workstations.
The main results of this paper are 1) a new and practical spanning tree algorithm for
symmetric multiprocessors that exhibits parallel speedups on graphs with regular and
irregular topologies; and 2) an experimental study of parallel spanning tree algorithms
that reveals the superior performance of our new approach compared with the previous
algorithms. For realistic problem sizes (n  p2), the expected running time for our
new SMP spanning tree algorithm on a graph with n vertices and m edges is given















the number of processors, using the SMP complexity model described in Section 3. A
preliminary version of this paper appeared in [2]. In Sections 1.1 and 1.2 we survey the
theoretic and experimental literature, respectively, for prior results in parallel spanning
tree and related research.
1.1 Parallel Algorithms for Spanning Tree
For a sparse graph G = (V;E) where n = jV j and m = jEj, various deterministic
and randomized techniques have been given for solving the spanning tree problem on
PRAM models. Known deterministic results are in Table 1. Some of the algorithms
are related, for example: Iwana and Kambayashi's algorithm improves the Cole and
Vishkin algorithm by removing the expander graph so that the hidden constant in
the asymptotic notation becomes smaller; Chin et al. improve Hirschberg et al.'s
algorithm by exploiting the adjacency matrix as the representing data structure; and
Nash and Maheshwari's algorithm improves Hirschberg et al.'s algorithm by building
data structures to eliminate the concurrent writes.
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Gazit [15] and Halperin and Zwick [18] have designed optimal randomized ap-
proaches for parallel spanning tree that run in O(log n) time with high probability on
the CRCW and EREW PRAM, respectively. The algorithm of Halperin and Zwick [18]
combines techniques from several previous algorithms; it borrows themaximum-hooking
method from Chong and Lam [11] to resolve possible grafting conicts, complicated
growth control method from Johnson and Metaxas [26, 27] which is the key technique




algorithm, and other techniques from Gazit [15]
and Karger, Klein, and Tarjan [28].
1.2 Related Experimental Studies
As we described in the previous section, the research community has produced a rich
collection of theoretic deterministic and randomized spanning tree algorithms. Yet for
implementations and experimental studies, although several fast PRAM spanning tree
algorithms exist, to our knowledge there is no parallel implementation of spanning tree
(or the related problems such as minimum spanning tree and connected components
that produce a spanning tree) that achieves signicant parallel speedup on sparse,
irregular graphs when compared against the best sequential implementation. In our
study we carefully chose several known PRAM algorithms and implemented them for
shared-memory (using appropriate optimizations described by Greiner [17], Chung and
Condon [12], Krishnamurthy et al. [30], and Hsu et al. [23]), and compared these with
our new randomized approach. Our new algorithm to our knowledge is the rst to
achieve any reasonable parallel speedup for both regular and irregular graphs.
Greiner [17] implemented several connected components algorithms (Shiloach-Vishkin,
Awerbuch-Shiloach, \random-mating" based on the work of Reif [40] and Phillips [37],
and a hybrid of the previous three) using NESL on the Cray Y-MP/C90 and TMC
CM-2. On random graphs Greiner reports a maximum speedup of 3.5 using the hy-
brid algorithm when compared with a depth-rst search on a DEC Alpha processor.
Hsu, Ramachandran, and Dean [23] also implemented several parallel algorithms for
connected components. They report that their parallel code runs 30 times slower on a
MasPar MP-1 than Greiner's results on the Cray, but Hsu et al.'s implementation uses
one-fourth of the total memory used by Greiner's hybrid approach. Krishnamurthy et
al. [30] implemented a connected components algorithm (based on Shiloach-Vishkin
[41]) for distributed memory machines. Their code achieved a speedup of 20 using a
32-processor TMC CM-5 on graphs with underlying 2D and 3D regular mesh topolo-
gies, but virtually no speedup on sparse random graphs. Goddard, Kumar, and Prins
[16] implemented a connected components algorithm (motived by Shiloach-Vishkin) for
a mesh-connected SIMD parallel computer, the 8192-processor MasPar MP-1. They
achieve a maximum parallel speedup of less than two on a random graph with 4096
vertices and about one-million edges. For a random graph with 4096 vertices and
fewer than a half-million edges, the parallel implementation was slower than the se-
quential code. Chung and Condon [12] implemented a parallel minimum spanning tree
(MST) algorithm based on Boruvka's algorithm. On a 16-processor CM-5, for geomet-
ric graphs with 32,000 vertices and average degree 9 and graphs with fewer vertices
but higher average degree, their code achieved a parallel speedup of about 4, on 16-
processors, over the sequential Boruvka's algorithm, which was 2{3 times slower than
their sequential Kruskal algorithm. Dehne and Gotz [14] studied practical parallel al-
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gorithms for MST using the BSP model. They implemented a dense Boruvka parallel
algorithm, on a 16-processor Parsytec CC-48, that works well for suÆciently dense
input graphs. Using a xed-sized input graph with 1,000 vertices and 400,000 edges,
their code achieved a maximum speedup of 6.1 using 16 processors for a random dense
graph. Their algorithm is not suitable for sparse graphs.
Section 2 further details the parallel algorithms we designed and implemented.
The shared-memory analysis of these algorithms is given in Section 3. In Section 4 we
detail the experimental study, describe the input data sets and testing environment,
and present the experimental results. Finally, Section 5 provides our conclusions and
future work.
2 Parallel Spanning Tree Algorithms for SMPs
Here we present the three parallel spanning tree algorithms we have implemented.
Based on the asymptotic complexities of the algorithms, programming complexity,
and constant factors hidden in the asymptotic notation, we choose two representa-
tive PRAM algorithms to implement for SMPs: the Shiloach-Vishkin (SV) and the
Hirschberg-Chandra-Sarwate (HCS) algorithms, using appropriate optimizations sug-
gested by [12, 17, 23, 30]. Through the experience we gained by implementing these
two algorithms, we developed a new randomized algorithm with superior performance
in all of our experiments.
2.1 The Shiloach-Vishkin Algorithm
The Shiloach-Vishkin algorithm (SV) is in fact a connected-components algorithm
[1, 41]. This algorithm is representative of several connectivity algorithms in that it
adapts the widely-used graft-and-shortcut approach. Through carefully designed graft-
ing schemes, the algorithm achieves complexities of O(log n) time and O((m+ n) logn)
work under the arbitrary CRCW PRAM model. It can be extended naturally to solve
the spanning tree problem under the priority CRCW PRAM model with the same com-
plexity bound. Yet for implementation on an SMP, the tightly-synchronized concurrent
steps (read and write) are unrealistic and modication of the algorithm is necessary,
as we discuss next.
The basic problem of adapting this algorithm (Alg. 1) on SMPs as a spanning
tree algorithm is that it may graft a tree onto two or more dierent trees or onto
the tree itself and produce cycles. This is allowable in the connected components
algorithm as long as the connected vertices are labeled as in the same component, yet
it will be an issue in the spanning tree algorithm for this may produce some false tree
edges. It is in fact a race condition between processors that wish to graft a subtree
rooted at one vertex onto dierent trees. The mismatch between the priority CRCW
model and a real SMP is as follows. The original algorithm assumes that concurrent
writes are arbitrated among the processors using the priority scheme: during each
time step, if multiple processors write to a given memory location, at the end of the
step, the memory contains the value written by the processor with the highest priority.
The priority CRCW PRAM model assumes this arbitration can be performed in one
time unit, yet most SMPs will require a cost to simulate this concurrent write policy.
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Data : (1) A set of edges (i; j) given in an arbitrary order, and (2) a pseudoforest
dened by a function D such that all the vertices in each tree belong to the
same connected component.
Result: The pseudoforest obtained after (1) grafting trees onto smaller vertices of
other trees, (2) grafting rooted stars onto other trees if possible, and (3)
performing the pointer jumping operation on each vertex.
begin
while true do
1. Perform a grafting operation of trees onto smaller vertices of other trees as
follows:
for all (i; j) 2 E in parallel do
if (D(i) = D(D(i)) and D(j) < D(i)) then set D(D(i)) = D(j)
2. Graft rooted stars onto other trees if possible, as follows:
for all (i; j) 2 E in parallel do
if (i belongs to a star and D(j) 6= D(i)) then set D(D(i)) = D(j)
3. If all the vertices are in rooted stars, then exit. Otherwise, perform the
pointer jumping operation on each vertex as follows:
Set D(D(i)) = D(i)
end
Algorithm 1: Shiloach-Vishkin [41] PRAM Connected Components Algorithm.
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One straightforward solution uses locks to ensure that a tree gets grafted only once.
The locking approach intuitively is slow and not scalable, and our test results agree.
Another approach is to always shortcut the tree to a rooted star (to avoid grafting a
tree onto itself) and run an election among the processors that wish to graft the same
tree before actually do the grafting. Only the winner of the election grafts the tree (to
avoid grafting a tree onto multiple other trees). This approach is also used by other
researchers [24, 17] to handle the race conditions in their spanning tree algorithms. The




; the additional log n factor comes from
shortcutting (pointer jumping). Optimizations are possible for the election approach.
For example, step 2 in Alg. 1 could be removed because now all the grafting can be
done in step 1, and we could periodically shrink the edge list to eliminate those edges
that have been used so that we do not need to scan the entire edge list each iteration.
This approach is generally faster than the locking scheme, yet it also has the following
major slow down factors:
1. Although the election procedure does not asymptotically aect the running time
of the algorithm, it increases the hidden constant factor. Now we literally run
the grafting phase of the Shiloach-Vishkin algorithm twice.
2. The SMP processors must compete for writing to the same memory location to
emulate concurrent writes. Note also that with more processors available, the
competition can potentially cause memory congestion if many of the processors
write to the same memory location when trying to graft the same subtree.
SV is sensitive to the labeling of vertices. For the same graph topology, dierent
labeling of vertices may incur dierent numbers of iterations to terminate the algorithm.
For the best case, one iteration of the algorithm may be suÆcient, and the running
time of the algorithm will be O(logn). Whereas for an arbitrary labeling of the same
graph, up to logn iterations will be needed. We expect to see similar behaviors for the
class of algorithms that use the \grafting and short-cutting" approach.
2.2 The Hirschberg-Chandra-Sarwate Algorithm
The Hirschberg-Chandra-Sarwate algorithm [22] (HCS) is one of the earliest parallel









on CREW PRAM. The simplicity of the HCS parallel algorithm (unlike many later
variants of parallel spanning tree) and its use of exclusive write make it attractive for
implementation. Although we can emulate PRAM models (e.g., CRCW, CREW and
EREW) on SMPs, exclusive read is perhaps too restrictive, while concurrent write
incurs contention and serialization on SMPs. We expect a CREW PRAM algorithm
can be more naturally emulated on the currently available SMPs. Similar to the SV
algorithm, HCS is a connected-components algorithm that requires modication to
transform it into a spanning tree algorithm. Our modied HCS algorithm for spanning
tree results in similar complexities and running time as that of SV when implemented
on an SMP, and hence, we leave it out of further discussion.
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2.3 A New Spanning Tree Algorithm For SMPs
Our new parallel spanning tree algorithm for shared-memory multiprocessors has two
main steps: 1) generating a stub spanning tree, and 2) performing work-stealing graph
traversal. The overall strategy is rst to generate a small stub spanning tree with one
processor, and then let each processor start from vertices in the stub tree and traverse
the graph simultaneously, where each processor follows a DFS-order. When all the
processors are done, the subtrees grown by graph traversal are connected by the stub
tree into a spanning tree. Work-stealing, a randomized work scheduling technique in-
troduced by Blumofe and Leiserson [6], balances the graph traversals among processors
and yields an expected running time that scales linearly with the number of processors
for suitably large inputs. Unlike the SV approach, the labeling of vertices does not
aect the performance of our new algorithm.
Generating a Stub Spanning Tree: In the rst step, one processor generates a stub
spanning tree, a small connected portion of the spanning tree, by randomly walking
the graph for O(p) steps. The vertices of the stub spanning tree are evenly distributed
into each processor's stack, and each processor in the next step traverses from the rst
element in its stack. After the traversals in step 2, the spanning subtrees are connected
to each other by this stub spanning tree.
Performing Work-Stealing Graph Traversal: The basic idea of this step is to let
each processor traverse the graph similar to the sequential algorithm in such a way
that each processor nds a subgraph of the nal spanning tree. In order for this step
(see Alg. 2) to perform correctly and eÆciently, we need to address the following two
issues: 1) coloring the same vertex simultaneously by multiple processors; that is, a
vertex may appear in two or more subtrees of dierent processors, and 2) balancing



















Figure 1: Two processors P1 and P2 work on vertex u and v, respectively. They both see
vertex w as unvisited, so each is in a race to color w and set w's parent pointer. The grey
vertices are in the stub spanning tree; the shaded vertices are colored by P1; the black vertices
are marked by P2; and the white vertices are unvisited. Directed solid edges are the selected
spanning tree edges; dashed edges are nontree edges; and undirected solid edges are not yet
visited.
As we will show the algorithm runs correctly even when two or more processors
color the same vertex. In this situation, each processor will color the vertex and set
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as its parent the vertex it has just colored. Only one processor succeeds at setting the
vertex's parent to a nal value. For example, using Fig. 1, processor P1 colored vertex
u, and processor P2 colored vertex v, at a certain time they both nd w unvisited and
are now in a race to color vertex w. It makes no dierence which processor colored w
last because w's parent will be set to either u or v (and it is legal to set w's parent to
either of them; this will not change the validity of the spanning tree, only its shape).
Further, this event does not create cycles in the spanning tree. Both P1 and P2 record
that w is connected to each processor's own tree. When various processors visit each
of w's unvisited children, its parent will be set to w, independent of w's parent.
Data : (1) An adjacency list representation of graph G = (V;E) with n vertices, (2)
a starting vertex root for each processor, (3) color : an array of size n with
each element initialized to 0, and (4) parent : an array of size n.
Result: p pieces of spanning subtrees, except for the starting vertices, each vertex v
has parent [v] as its parent
begin
1. color my starting vertex with my label i and place it into my stack S
color [root ] = i
Push(S, root)
2. start depth-rst search from root , color the vertices that have not been visited
with my label i until the stack is empty.
2.1 while Not-Empty(S) do
2.2 v = Pop(S)
2.3 for each neighbor w of v do
2.4 if (color[w] = 0) then
2.5 color [w] = i
2.6 parent [w] = v
2.7 Push(S, w)
end
Algorithm 2: Graph Traversal Step for our SMP Algorithm for Processor i, (1  i  p).
Lemma 1 On an SMP with sequential memory consistency, Alg. 2 does not create
any cycles in the spanning tree.
Proof : (by contradiction) Suppose in the SMP spanning tree algorithm proces-
sors P1; P2;    ; Pj create a cycle sequence < s1; s2;    ; sk; s1 >, that is, Pi sets si's
parent to si+1, and Pj sets sk's parent to s1. Here any Pi and Pj with 1  i; j  p
and 1  k  n could be the same or dierent processors. According to the algorithm,
si's parent is set to si+1 only when Pi nds si+1 at the top of its stack (and si+1 was
colored before and put into the stack), and si is si+1's unvisited (uncolored) neighbor.
This implies that for Pi the coloring of si+1 happens before the coloring of si. In other
words, processor Pi observes the memory write to location color [si+1] happen before
the write to location color [si]. On an SMP with sequential memory consistency, this
means each processor should see the sequence in this order. Let ti be the time at which
si is colored; we have ti > ti+1, that is, t1 > t2 > t3 >    > tk > t1, which is a
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contradiction. Thus, the SMP graph traversal step creates no cycles. 2
Lemma 2 For connected graph G, Alg. 2 will set parent[v] for each vertex v 2 V that
is colored 0 before the start of the algorithm.
Proof : First we prove (by contradiction) that each vertex with color 0 before
the start of the algorithm will be colored from the set f1; 2; : : : ; pg after the algorithm
terminates. Suppose there exists a vertex v 2 V that still has color 0 after Alg. 2 termi-
nates. This implies that each neighbor w of v is never placed into the stack, otherwise
step 2:3 in Alg. 2 would have found that v is w's neighbor, and would have colored
v as one of 1; 2; : : : ; p. If w is never placed in the stack, then w has color 0, which
in turn means that all w's neighbors have color 0. By induction, and because G is
connected, we nd all of the vertices in G are colored 0 after the algorithm terminates,
which is clearly a contradiction. Further, since each vertex is colored, step 2:6 in Alg. 2


























Figure 2: Unbalanced load: processors P1, P2, and P3, each color only one vertex while
processor P4 colors the remaining n  3 vertices.
For certain shapes of graphs or ordering of traversals, some processors may have
little work to do while others are overloaded. For example, using Fig. 2, after generating
a stub spanning tree (black vertices), processors P1, P2, P3, and P4, start a traversal
from designated starting points. In this case P1, P2, and P3, color no other vertices
than u, v, and w, while processor P4, starting from vertex x, has signicant work
to do. In this example for instance, this results in all but one processor sitting idle
while a single processor performs almost all the work, and obviously no speedup will
be achieved. We remedy this situation as follows.
To achieve better load-balancing across the processors, we add the technique of
work-stealing to our algorithm. Whenever any processor nishes with its own work
(that is, it cannot reach any other unvisited vertex), it randomly checks other pro-
cessors' stacks. If it nds a non-empty stack, the processor steals part of the stack.
Work-stealing does not aect the correctness of the algorithm, because when a pro-
cessor takes elements from a stack, all of the elements are already colored and their
parent s have already been set, and no matter which processor inspects their unvisited
children, they are going to be set as these children's parents. As we show later in
our experimental results, we nd that this technique keeps all processors equally busy
performing useful work, and hence, evenly balances the workload for most classes of
input graphs.
10
We expect that our algorithm achieves a good load-balancing on many practical
applications with large diameter graphs; for instance, in infrastructure problems such as
pipelines and railroads. Arguably there are still pathological cases where work-stealing
could fail to balance the load among the processors. For example, when connectivity
of a graph (or portions of a graph) is very low, stacks of the busy processors may only
contain a few vertices. In this case work awaits busy processors while idle processors
starve for something to do. Obviously this is the worst case for the SMP traversal
algorithm. We argue that this case is very rare (see Section 3); however, we next
propose a detection mechanism that can detect the situation and invoke a dierent
spanning tree algorithm that is robust to this case.
The detection mechanism uses condition variables to coordinate the state of pro-
cessing. Whenever a processor becomes idle and nds no work to steal, it will go to
sleep for a duration on a condition variable. Once the number of sleeping processors
reaches a certain threshold, we halt the SMP traversal algorithm, merge the grown
spanning subtree into a supervertex, and start a dierent algorithm, for instance, the
SV approach. In theoretic terms, the performance of our algorithm could be similar to
that of SV in the worst case, but in practical terms this mechanism will almost never
be triggered; for instance, in our experimental studies with a collection of dierent
types of graphs, we never encountered such a case.
When an input graph contains vertices of degree two, these vertices along with a
corresponding tree edge can be eliminated as a simple preprocessing step. Clearly, this
optimization does not aect correctness of the algorithm, and we can assume that this
procedure has been run before the analysis in the next section.
Theorem 1 For connected graph G, suppose we generate a stub spanning tree and
store the vertices into each processor's stack. Let each processor start the traversal
from the rst vertex stored in its stack. Then after the work-stealing graph traversal
step terminates, we have a spanning tree of G.
Proof : Theorem 1 follows from Lemmas 1 and 2. 2
3 Analysis of the SMP Spanning Tree Algo-
rithms
We compare our new SMP algorithm with the implementation of SV both in terms of
complexity and actual performance (in Section 4). Our analyses use an SMP complex-
ity model similar to that of Helman and JaJa [21] that has been shown to provide a
good cost model for shared-memory algorithms on current symmetric multiprocessors
[4, 5, 20, 21]. The model uses two parameters: the input size n, and the number p of pro-
cessors. Running time T (n; p) is measured by the triplet hTM (n; p) ; TC(n; p) ; B(n; p)i
, where TM (n; p) is the maximum number of non-contiguous main memory accesses
required by any processor, TC(n; p) is an upper bound on the maximum local com-
putational complexity of any of the processors, and B(n; p) is the number of barrier
synchronizations. This model, unlike the idealistic PRAM, is more realistic in that it
penalizes algorithms with non-contiguous memory accesses that often result in cache
misses and algorithms with more synchronization events.
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Our spanning tree algorithm takes advantage of the shared-memory environment
in several ways. First, the input graph's data structure can be shared by the pro-
cessors without the need for the diÆcult task of partitioning the input data often
required by distributed-memory algorithms. Second, load balancing can be performed
asynchronously using the lightweight work-stealing protocol. Like SV and HCS, the
running time of our new approach is dependent on the topology of the input graph.
However, while theirs are dependent on the vertex labeling, ours is not. Next, we give
the complexity analyses of these approaches.
SMP Traversal Based:
The rst step that generates a stub spanning tree is executed by one processor in
T (n; p) = hTM (n; p) ; TC(n; p) ; B(n; p)i = hO(p) ; O(p) ; 1i. In the second step, the
work-stealing graph traversal step needs one non-contiguous memory access to visit
each vertex, and two non-contiguous accesses per edge to nd the adjacent vertices,
check their colors, and set the parent. For almost all graphs, the expected number of





with the work-stealing technique; and hence,
we expect the load to be evenly balanced. (Palmer [36] proved that almost all random
graphs have diameter two.) During the tree-growing process, a small number of vertices
may appear in more than one stack because of the races among the processors. Ana-
lytically, we could model this as a Poisson process that depends on parameters related
to system and problem characteristics. However, this number will not be signicant.
Our experiments show that the number of vertices that appear in multiple processors'
stacks at the same time are a miniscule percentage (for example, less than ten vertices
for a graph with millions of vertices).





vertices; hence, the expected complexity of













Thus, the expected running time for our SMP spanning tree algorithm is given as













with high probability. For realistic problem sizes (n p2), this simplies to















The algorithm scales linearly with the problem size and number of processors, and we
use only a constant number of barrier synchronizations.
Shiloach-Vishkin (SV): The SV algorithm is modied from the deterministic con-
nected components algorithms for nding spanning trees with p shared-memory pro-
cessors. SV iterates from one to logn times depending on the labeling of the vertices.
In the rst \graft-and-shortcut" step of SV, two passes are used to ensure that a tree
is not grafted onto multiple other trees. In each pass, there are two non-contiguous
memory accesses per edge, for reading D[j] and D[D[i]]. Thus, each of the two passes
of the rst step has cost:
T (n; p) = hTM (n; p) ; TC(n; p) ; B(n; p)i =
D








The second step of the SV connected components algorithm does not need to be run
for spanning tree, since all the trees are grafted in the rst step. The nal step of each
12
iteration runs pointer jumping to form rooted stars ensuring that a tree is not grafted
onto itself, with cost:











In general, SV needs multiple iterations to terminate. Assuming the worst-case of log n
iterations, the total complexity for SV is









n log2 n+m log n
p

; 4 log n
E
(5)













n log2 n+m log n
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. Even if SV iterates only once, there is still approxi-
mately log n times more work per iteration. Looking at memory accesses, our SMP
algorithm is more cache friendly, having small number of non-contiguous memory ac-
cess per the input size. On the other hand, SV has a multiplicative factor of approxi-
mately log2 n more non-contiguous accesses per vertex assigned to each processor. Our
SMP approach also uses less synchronization (O(1)) than the SV implementation that
requires O(logn).
4 Experimental Results
This section summarizes the experimental results of our implementation and compared
our results with previous experimental results. We tested our shared-memory imple-
mentation on the Sun E4500, a uniform-memory-access (UMA) shared memory parallel
machine with 14 UltraSPARC II 400MHz processors and 14 GB of memory. Each pro-
cessor has 16 KB of direct-mapped data (L1) cache and 4 MB of external (L2) cache.
We implement the algorithms using POSIX threads and software-based barriers [3].
4.1 Experimental Data
We use a collection of sparse graph generators to compare the performance of the
parallel spanning tree graph algorithms. Our generators include several employed in
previous experimental studies of parallel graph algorithms for related problems. For
instance, we include the 2D60 and 3D40 mesh topologies used in the connected com-
ponent studies of Greiner [17], Krishnamurthy et al. [30], Hsu et al. [23], and Goddard
et al. [16], the random graphs used by Greiner [17], Chung and Condon [12], Hsu et
al. [23], and Goddard et al. [16], the geometric graphs used by Chung and Condon
[12], and the \tertiary" geometric graph AD3 used by Greiner [17], Hsu et al. [23],
Krishnamurthy et al. [30], and Goddard et al. [16]. In addition, we include generators
from realistic applications such as geographic graphs and from pathological cases such
as degenerate chain graphs.
 Regular and Irregular Meshes Computational science applications for physics-
based simulations and computer vision commonly use mesh-based graphs.
{ 2D Torus The vertices of the graph are placed on a 2D mesh, with each
vertex connected to its four neighbors.
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{ 2D60 2D mesh with the probability of 60% for each edge to be present.
{ 3D40 3D mesh with the probability of 40% for each edge to be present.
 Random Graph We create a random graph of n vertices and m edges by ran-
domly adding m unique edges to the vertex set. Several software packages gen-
erate random graphs this way, including LEDA [32].
 Geometric Graphs and AD3 In these k-regular graphs, n points are chosen
uniformly and at random in a unit square in the Cartesian plane, and each vertex
is connected to its k nearest neighbors. Moret and Shapiro [34] use these in their
empirical study of sequential MST algorithms. AD3 is a geometric graph with
k = 3.
 Geographic Graphs Research on properties of wide-area networks model the
structure of the Internet as a geographic graph [7]. We classify geographic graphs
into two categories, at and hierarchical. Flat mode takes into account the ge-
ographical locations of vertices when producing edges. First the vertices are
randomly placed on a square, then for each pair of the vertices, an edge connects
them according to the distance between them and other parameters. Hierar-
chical mode models the Internet with the notions of backbones, domains, and
subdomains. Several vertices are placed in the square, and a backbone is created
connecting these locations. In a similar way domains and subdomains are created
around certain locations of the backbone.
4.2 Performance Results and Analysis
In this section we oer a collection of our performance results that demonstrate for
the rst time a parallel spanning tree algorithm that exhibits speedup when compared
with the best sequential approach over a wide range of input graphs. In our SMP
spanning tree algorithm, the rst step generates a stub spanning tree of size O(p).
There is a performance trade-o between the actual size of this stub tree and the load
balancing achieved by the processors. Empirically, we determined that a size of 10p
has negligible cost to generate and was suÆciently large in our test cases to achieve
a good load balance. Hence, all of our experimental results presented here generate a
stub spanning tree of size 10p. We expect the performance of our algorithm to vary
due to the randomization in the stub spanning tree generation and work-stealing load
balancing. Our empirical results showed less than 5% variations between runs on the
same graph instance for those graphs we tested. Because this variance is minimal, we
plot our experimental results as an average over 10 runs on the same instance.
The performance plots in Fig. 3 are for the regular and irregular meshes (torus,
2D60 and 3D40), in Fig. 4 are for the random, geometric and AD3, and geographic
classes of graphs, and in Fig. 5 are for the degenerate chain graphs. Note that only
the mesh and degenerate chain graphs are regular; all of the remaining graphs used are
irregular. In these plots, the horizontal dashed line represents the time taken for the
best sequential spanning tree algorithm to nd a solution on the same input graph using
a single processor of the Sun E4500. Throughout this paper, our sequential algorithm
use an optimized implementation of depth-rst search to nd a spanning tree.
In the case of the torus inputs, we observe that the initial labeling of vertices greatly
aects the performance of the SV algorithm, but the labeling has little impact on our
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algorithm. In all of these graphs, we note that the SV approach runs faster as we
employ more processors. However, in many cases, the SV parallel approach is slower
than the best sequential algorithm. For p > 2 processors, in our testing with a variety
of classes of large graphs, our new spanning tree algorithm is always faster than the
sequential algorithm, and executes faster as more processors are available. This is
remarkable, given that the sequential algorithm runs in linear time with a very small
hidden constant in the asymptotic complexity.
Fig. 6 shows the scalability of our SMP spanning tree algorithm and SV using
p = 8 processors compared with the sequential algorithm for a random graph with
m = 4n edges. For these experiments, the speedup of our algorithm compared with the
sequential approach ranges between 3.8 and 4.1, while SV is slower than the sequential
approach.
Figure 3: Comparison of parallel spanning tree algorithms for regular and irregular meshes
with n = 220 vertices. The top-left plot uses a row-major order labeling of the vertices in
the torus, while the top-right plot uses a random labeling. The bottom-left and -right plots
are for irregular torus graphs 2D60 and 3D40, respectively. The dashed line corresponds to
the best sequential time for solving the input instance. Note that these performance charts
are log-log plots.
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Figure 4: Comparison of parallel spanning tree algorithms for graphs with n = 220 vertices.
The top-left plot uses a random graph with m = 20M  n logn edges. The top-right plot
uses AD3, a geometric graph with k = 3. The bottom-left and -right plots are for geographic
inputs with at and hierarchical modes, respectively. The dashed line corresponds to the
best sequential time for solving the input instance. Note that these performance charts are
log-log plots.
5 Conclusions and Future Work
In summary, we present optimistic results that for the rst time, show that parallel
spanning tree algorithms run eÆciently on parallel computers for graphs with regular
and irregular topologies. Our new implementation scales nearly linearly with the prob-
lem size and the number of processors for suitably large input graphs. Our randomized
approach uses a load balancing scheme based upon work-stealing and exhibits superior
performance when compared with prior deterministic parallel approaches that we mod-
ify for SMPs. Through comparison with the best sequential implementation, we see





expected time over a variety of reg-
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Figure 5: Comparison of parallel spanning tree algorithms for graphs with n = 220 vertices.
The left plot uses a degenerate graph with a sequential labeling of the vertices, while the
right plot uses a random labeling. Note that the performance of our parallel spanning tree
algorithm is unaected by the labeling. The dashed line corresponds to the best sequential
time for solving the input instance. Note that these performance charts are log-log plots.
Figure 6: This plot shows the scalability of SV and our SMP spanning tree algorithm using
p = 8 processors compared with the sequential algorithm for a random graph. For these
experiments, the speedup of our SMP spanning tree algorithm compared with the sequential
approach is between 3.8 and 4.1, while SV never beats the sequential implementation.
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ular and irregular graph topologies. Further, these results provide optimistic evidence
that complex graph problems that have eÆcient PRAM solutions, but often no known
eÆcient parallel implementations, may scale gracefully on SMPs. Our future work
includes validating these experiments on larger SMPs, and since the code is portable,
on other commercially-available platforms. We plan to apply the techniques discussed
in this paper to other related graph problems, for instance, minimum spanning tree
(forest), connected components, and planarity testing algorithms.
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